

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	49	("5752006" "5787007" "5933023" "5386156" "5430734" "5469003" "5500609" "5528176" "5552722" "5654650" "5670897" "5760719" "5786710" "5798656" "5811989" "5831448" "5844422" "5861761" "5869982" "5917337" "6075745" "6157557" "6191613" "6255849" "6278289" "6288568" "6292018" "6297665" "6323682" "6346825" "6351143" "6373279" "6388466" "6445209" "6897676" "6907595" "6101132" "6144220" "6147890" "5619728" "5623217" "5744980" "6215689" "6215689" "6282127" "6522167" "6662285" "6670826" "5870586" "5414377").pn.	USPAT	OR	ON	2005/09/12 15:33
L2	25086	field adj programmable adj gate adj array or FPGA	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:33
L3	498953	bus or buss or busses	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:34
L4	790638	array	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:34
L5	1124876	shift or shifted or shifting	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:34
L6	1262144	register or buffer	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:35
L7	42116	state adj machine	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:35
L8	62449	instruction with L6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:35
L9	238664	data near3 transfer	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:36

L10	49	1 and 2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:36
L11	4916	2 and 7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:36
L12	1564	4 and 11 and 9	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:37
L13	306	8 and 12	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:37
L14	42405	4 same 5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:38
L15	56	13 and 14	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:38
L16	24166269	@ad<"20030702"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:38
L17	32	15 and 16	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:53
L18	5	(US-6429682-\$ or US-6262596-\$ or US-6255848-\$ or US-6204687-\$ or US-6191614-\$).did.	USPAT	OR	ON	2005/09/12 15:53
L19	1588	configuration adj bus	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:53
L20	6572	command adj register	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:53
L21	2493	configuration adj logic	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:53

L22	8	frame adj data adj input adj register	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:54
L23	8	frame adj data adj output adj register	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:54
L24	8	22 and 23	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:54
L25	5	18 and 24	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:54
L26	5	25 and 19	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:55
L27	5	26 and 20	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:55
L28	5	27 and 21	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:58
L29	658	711/165.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:58
L30	1452	711/103.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:59
L31	326	711/149.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:59
L32	2320	29 or 30 or 31	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:59

L33	5	19 and 20 and 21 and 22 and 23	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:00
L34	43	2 and 32 and 16	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:02
L35	13	7 and 34	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:03
L36	8	9 and 35	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:04
L37	8	4 and 36	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:04
L38	2	20 and 37	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:06
L39	5288	write-protect\$3 or write adj protect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:06
L40	0	28 and 39	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:06
L41	0	33 and 39	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:07
L42	0	copy adj configuration adj instruction	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:08
L43	4613	copy near3 instruction	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:08

L44	4	34 and 43	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 16:08
-----	---	-----------	---	----	----	------------------



[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#) [more »](#)

"interconnection networks enable fine-grain" m

[Search](#)

[Advanced Search](#)
[Preferences](#)

Web

Results 1 - 10 of about 96 for "**interconnection networks enable fine-grain**" marescaux pdf. (0.54 seconds)

[PDF] **Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking ...**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

T. Marescaux, A. Bartic, D. Verkest, S. Vernalde, and R. Lauwereins ...

Interconnection networks enable fine-grain dynamic multi-tasking on FPGAs ...

www.imec.be/reconfigurable/pdf/FPL_02_interconnection.pdf - [Similar pages](#)

[PDF] **Infrastructure for Design and Management of Relocatable Tasks in a ...**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

[2] T. Marescaux, A. Bartic, D. Verkest, S. Vernalde and R. Lauwereins, "Interconnection Networks Enable Fine-Grain. Dynamic Multi-Tasking on FPGAs", ...

www.imec.be/reconfigurable/pdf/date_03_infrastructure.pdf - [Similar pages](#)

[More results from www.imec.be]

Virtual channels in networks on chip

Full text, pdf format Pdf (288 KB) ... 8 Marescaux, T.; et al. "Interconnection

Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs". ...

portal.acm.org/citation.cfm?id=1081081.1081128 - [Similar pages](#)

Placement of intermodule connections on partially reconfigurable ...

7 T. Marescaux, BA, D. Verkest, S. Vernalde, and R. Lauwereins. **Interconnection Networks Enable Fine-Grain** Dynamic Multi-Tasking on FPGAs. ...

portal.acm.org/citation.cfm?id=1081081.1081140 - [Similar pages](#)

[More results from portal.acm.org]

[PDF] **Microsoft PowerPoint - lecture_sassatelli_8**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Marescaux, T.; Bartic, A.; Verkest, D.; Vernalde, S.; Lauwereins, R. **Interconnection**

Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. ...

www.microelectronic.e-technik.tu-darmstadt.de/staff/sassate/lectures/Stuff/lecture_9.pdf - [Similar pages](#)

[PDF] **Operating-System Controlled Network on Chip**

File Format: PDF/Adobe Acrobat

[2] t. Marescaux, a. Bartic, D. Verkest, s. vernalde, R. Lauwereins, "Interconnection

networks ... [3] t. Marescaux, JY. Mignolet, a. Bartic, W. Moffat, D. ...

escher.elis.ugent.be/publ/Edocs/DOC/P104_207.pdf - Supplemental Result - [Similar pages](#)

[PDF] **Hierarchical Run-Time Reconfiguration Managed by an Operating ...**

File Format: PDF/Adobe Acrobat

[3] T. Marescaux, a. Bartic, D. Verkest, S. Vernalde, R. ... [10]

<http://www.Xilinx.com/company/Press/kits./v2pro/backgroundunder.pdf> ...

escher.elis.ugent.be/publ/Edocs/DOC/P103_216.pdf - Supplemental Result - [Similar pages](#)

[More results from escher.elis.ugent.be]

[PDF] **Integrated Modeling and Generation of a Reconfigurable Network-On-Chip**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

161-71. [11] T. Marescaux, A. Bartic, D. Verkest, S. Vernalde, R.

Lauwereins, "Interconnection Networks Enable Fine-Grain ...

www.emsec.ee.ucla.edu/pdf/2004raw_ching.pdf - [Similar pages](#)

Guaranteeing The Quality Of Services In Networks On Chip ...

9 **Interconnection networks enable fine-grain** dynamic multitask.. - Marescaux,

Bartic et al. - 2002 9 high-speed network design for large-scale ...

citeseer.ist.psu.edu/goossens03guaranteeing.html - 31k - [Cached](#) - [Similar pages](#)

<http://www.google.com/search?hl=en&lr=&q=%22interconnection+networks+enable+fine-grain%22+marescaux+p...>

Gooooooooogle ►

Result Page: 1 2 3 4 5 6 **Next**

Free! Get the Google Toolbar. [Download Now](#) - [About Toolbar](#)



"interconnection networks enable fin" **Search**

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google

Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking On FPGAs (2002) (Make Corrections) (9 citations)

Theodore Marescaux, Andrei Bartic, Dideriek Verkest, Serge Vernalde, Rudy Lauwereins

View or download:

imec.be/reconfigur...nterconnection.pdf

Cached: [PS.gz](#) [PS](#) [PDF](#) [Image](#) [Update](#) [Help](#)



[Home/Search](#) [Bookmark](#) [Context](#) [Related](#)

From: imec.be/reconfi...lications.shtml (more)
(Enter author homepages)

Links: [ACM](#) [DBLP](#)

(Enter summary)

Rate this article: 1 2 3 4 5 (best)

[Comment on this article](#)

Abstract: Multimedia support appears on embedded platforms, such as WAP for mobile phones. However, true multimedia applications require both the computation power that only dedicated hardware can provide and the flexibility of software implementations. To this end, we are investigating reconfigurable architectures, composed of an instruction-set processor running software processes and coupled to an FPGA on which hardware tasks are spawned by dynamic partial reconfiguration. This paper focuses on two... ([Update](#))

Cited by: [More](#)

Hierarchical Run-Time Reconfiguration Managed by an.. - Reconfigurable.. ([Correct](#))

Online Scheduling and Placement of Real-time Tasks to.. - Christoph Steiger.. ([Correct](#))

Designing an Operating System for a Heterogeneous.. - Nollet Coene Verkest (2003) ([Correct](#))

Active bibliography (related documents): [More](#) [All](#)

1.0: High-Dimensional OLAP: A Minimal Cubing Approach Xiaolei.. - University Of Illinois ([Correct](#))

0.2: Memory Optimization in Single Chip Network Switch Fabrics - David Whelihan Herman (2002) ([Correct](#))

0.2: Reconfiguration and Checkpointing in Massively Parallel Systems - Bieker, al. (1994) ([Correct](#))

Similar documents based on text: [More](#) [All](#)

0.7: Highly Scalable Network on Chip for Reconfigurable Systems - Bartic Mignolet Nollet (2003) ([Correct](#))

0.6: Infrastructure for Design and Management of.. - Mignolet, Nollet.. (2003) ([Correct](#))

0.5: Networks on Chip as Hardware Components of an OS - For Reconfigurable Systems ([Correct](#))

Related documents from co-citation: [More](#) [All](#)

5: The development of an operating system for reconfigurable computing - Wigley, Kearney - 2001

4: Dynamic Scheduling of Tasks on Partially Reconfigurable FPGAs - Diessel, ElGindy et al. - 2000

4: Fast Template Placement for Reconfigurable Computing Systems - Bazargan, Kastner et al. - 2000

BibTeX entry: ([Update](#))

Th eodore Marescaux, Andrei Bartic, Dideriek Verkest, Serge Vernalde, and Rudy Lauwereins. Interconnection networks enable fine-grain dynamic multitasking on FPGAs. FPL, 2002. LNCS 2438. <http://citeseer.ist.psu.edu/marescaux02interconnection.html>
[More](#)

```
@misc{ marescaux02interconnection,  
  author = "T. Marescaux and A. Bartic and D. Verkest and S. Vernalde and R. Lauwereins",  
  title = "Interconnection networks enable fine-grain dynamic multitasking on FPGAs",  
  text = "Theodore Marescaux, Andrei Bartic, Dideriek Verkest, Serge Vernalde, and  
    Rudy Lauwereins. Interconnection networks enable fine-grain dynamic multitasking  
    on FPGAs. FPL, 2002. LNCS 2438.",  
  year = "2002",  
  url = "citeseer.ist.psu.edu/marescaux02interconnection.html" }
```

Citations (may not include all citations):

34 Not Wires: On-Chip Interconnection Networks (context) - Dally, Towles et al. - 2001

32 A dynamic reconfiguration run-time system - Burns - 1997 [ACM](#)

18 A virtual hardware operating system for the Xilinx XC (context) - Brebner - 1996

4 Seitz: The torus routing chip (context) - Dally - 1986

2 Verkest: Design of Cam-E-Leon: A Run-time Reconfigurable Web.. (context) - Desmet, Avasare et al. - 2002

2 Ni: Interconnection networks (context) - Duato, Yalamanchili - 1997

1 A Retrospective, Retrospective in 25 Years of the Internatio.. (context) - Dally, J-Machine

1 Lauwereins: Enabling hardware/software multitasking on a reco.. (context) - Mignolet, Vernalde et al. - 2002

1 An Implementation Flow for Active Partial Reconfiguration Us.. (context) - Inc - 2002

<http://www.imec.be/rtlinux>

Documents on the same site (<http://www.imec.be/reconfigurable/publications.shtml>): [More](#)

High-Dimensional OLAP: A Minimal Cubing Approach Xiaolei.. - University Of Illinois (Correct)

Building a Virtual Framework for Networked.. - Ha, Vernalde.. (2000) (Correct)

Building a Virtual Framework for Networked.. - Ha, Vernalde.. (2000) (Correct)

[Online articles have much greater impact](#) [More about CiteSeer.IST](#) [Add search form to your site](#) [Submit documents](#)
[Feedback](#)

CiteSeer.IST - Copyright [Penn State](#) and [NEC](#)

9 citations found. Retrieving documents...

T. Marescaux, A. Bartic, D. Verkest, S. Vernalde, R. Lauwereins, "*Interconnection Networks Enable FineGrain Dynamic Multi-Tasking on FPGA's*", FPL'02, p795-805, Montpellier, France.

CiteSeer
Electronic Literature Digital Library

[Home/Search](#) [Document Details and Download](#) [Summary](#) [Related Articles](#) [Check](#)

This paper is cited in the following contexts:

[Guaranteeing The Quality Of Services In Networks On Chip - Goossens, Dielissen, van .. \(2003\)](#) (2 citations) (Correct)

.... in decoupling and composing local solutions can be observed in hierarchical lay out and wiring, local clocking strategies such as GALS (globally asynchronous, locally synchronous) 6] software programmable fixed IPs or tiles [7, 8] and synthesisable tiles for dedicated silicon [9] or FPGAs [10, 11]. At the task level, these scalable system architectures (including e.g. chip multiprocessing [12, 13, 14] use tasks with local, independent address spaces and time frames that are composed by means of timingindependent fifo channels (for example, Kahn process networks for streambased

....switching to implement inter IP communication is expensive. A first optimisation is to use coarser circuits [47] to reduce the cost. A packet switched interconnect with a predefined set of services allows sharing of communication resources, just like for ASICs, and enables dynamic reconfiguration [10, 11]. The NOC can be synthesised [10] but a preplaced hard wired NOC is the next logical step. New SOC architectures that rely on NOCs include chip multiprocessing [12, 13, 14, 7, 8, 48] to interconnect the homogeneous or heterogeneous tiles, and network processors [49] 6. **Conclusions** We observe

[Article contains additional citation context not shown here]

Th eodore Marescaux, Andrei Bartic, Dideriek Verkest, Serge Vernalde, and Rudy Lauwereins. *Interconnection networks enable fine-grain dynamic multitasking on FPGAs*. FPL, 2002. LNCS 2438.

[Hierarchical Run-Time Reconfiguration Managed by an.. - Reconfigurable..](#) **Self-citation (Bartice Verkest Vernalde Lauwereins)** (Correct)

No context found.

T. Marescaux, A. Bartic, D. Verkest, S. Vernalde, R. Lauwereins, "*Interconnection Networks Enable FineGrain Dynamic Multi-Tasking on FPGA's*", FPL'02, p795-805, Montpellier, France.

[Designing an Operating System for a Heterogeneous.. - Nollet Coene Verkest \(2003\)](#) (7 citations) **Self-citation (Verkest Vernalde Lauwereins)** (Correct)

No context found.

T. Marescaux, A. Bartic, D. Verkest, S. Vernalde, R. Lauwereins, "*Interconnection Networks Enable FineGrain Dynamic Multi-Tasking on FPGA's*", FPL'02, p795-805, Montpellier, France.

[Infrastructure for Design and Management of.. - Mignolet, Nollet.. \(2003\)](#) (2 citations) **Self-citation (Verkest Vernalde Lauwereins)** (Correct)

....network plays an important role in our infrastructure, since it supports the communication of the system. **Networks on chip provide a solution for handling communication in complex systems on chip (SoC) We are studying packet switched interconnection networks for reconfigurable platforms [2].** To assist this research, we develop soft interconnection networks on commercial reconfigurable hardware. **They** are qualified soft because they are implemented using the reconfigurable fabric, while future platforms will use fixed networks implemented using standard ASIC technology. **This** soft

T. Marescaux, A. Bartic, D. Verkest, S. Vernalde and R. Lauwereins, "*Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs*", FPL'2002, pages 795805, Montpellier France.

[Online Scheduling and Placement of Real-time Tasks to.. - Christoph Steiger..](#) (Correct)

No context found.

Theodore Marescaux, Andrei Bartic, Verkest Dideriek, Serge Vernalde, and Rudy Lauwereins. *Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs*. In Proc. 12th Int'l Conf. on Field-Programmable Logic and Applications

[Heuristics for Online Scheduling Real-time Tasks to.. - Christoph Steiger..](#) (Correct)

<http://citeseer.ist.psu.edu/context/2198709/5849289/10/05>

No context found.

T. Marescaux, A. Bartic, Verkest D., S. Vernalde, and R. Lauwereins. *Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs*. In Int'l Conf. on Field-Programmable Logic and Applications (FPL), pages 795--805, 2002.

[Online Scheduling for Block-partitioned Reconfigurable Devices - Herbert Walder And \(2003\)](#) [\(7 citations\)](#) [\(Correct\)](#)

No context found.

Th eodore Marescaux, Andrei Bartic, Verkest Dideriek, Serge Vernalde, and Rudy Lauwereins. *Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs*. In Proc. 12th Int'l Conf. on Field-Programmable Logic and Applications (FPL), pages 795--805, 2002.

[Online Scheduling for Block-partitioned Reconfigurable Devices - Herbert Walder And \(2003\)](#) [\(7 citations\)](#) [\(Correct\)](#)

No context found.

Th eodore Marescaux, Andrei Bartic, Verkest Dideriek, Serge Vernalde, and Rudy Lauwereins. *Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs*. In Proc. 12th Int'l Conf. on Field-Programmable Logic and Applications (FPL), pages 795--805, 2002.

[Faculdade De Informtica - Pucrs Brazil Http](#) [\(Correct\)](#)

No context found.

Marescaux, T.; Bartic, A.; Verkest, D.; Vernalde, S.; Lauwereins, R. *Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs*. In: FieldProgrammable Logic and Applications (FPL'02), Sep. 2002 , pp. 795-805.

[Online articles have much greater impact](#) [More about CiteSeer.IST](#) [Add search form to your site](#) [Submit documents](#)
[Feedback](#)

CiteSeer.IST - Copyright [Penn State](#) and [NEC](#)

THE GUIDE TO COMPUTING LITERATURE


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs

Source [Lecture Notes In Computer Science; Vol. 2438](#) [archive](#)
Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications [table of contents](#)
 Pages: 795 - 805
 Year of Publication: 2002
 ISBN:3-540-44108-5

Authors [Théodore Marescaux](#)
[Andrei Bartic](#)
[Diederik Verkest](#)
[Serge Vernalde](#)
[Rudy Lauwereins](#)

Publisher Springer-Verlag London, UK

Additional Information: [citations](#) [collaborative colleagues](#)

Tools and Actions: [Discussions](#) [Find similar Articles](#) [Review this Article](#)
[Save this Article to a Binder](#) [Display Formats: BibTex](#) [EndNote](#) [ACM Ref](#)

↑ CITINGS 5

[Vincent Nollet](#) , [Théodore Marescaux](#) , [Diederik Verkest](#) , [Jean-Yves Mignolet](#) , [Serge Vernalde](#),
[Operating-system controlled network on chip, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA](#)

[Javier Resano](#) , [Daniel Mozos](#), [Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA](#)

[Balasubramanian Sethuraman](#) , [Prasun Bhattacharya](#) , [Jawad Khan](#) , [Ranga Vemuri](#), [LiPaR: A light-weight parallel router for FPGA-based networks-on-chip, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA](#)

↑ Collaborative Colleagues:

[Andrei Bartic](#): [Rudy Lauwereins](#)
[Théodore Marescaux](#)
[Diederik Verkest](#)
[Serge Vernalde](#)

Rudy Lauwereins :	Tom Vander Aa	Patrick David	Andy Lambrechts	João Gabriel Silva
	Marleen Adé	Koen De	Marc Leeman	Nicolaas Tack
	Marleen Adé	Bosschere	Luc Van Gool	Tanja Van Achteren
	Jörn Altmann	Luc De Coster	Henrique Madeira	Erwin M. Thurner
	David Atienza	Vincenzo De	Hugo De Man	Tanja Van Achteren
	Frank Balbach	Florio	Paul Marchal	Jef Van Meerbergen
	Francisco Barat	Hugo De Man	Pierre Marchal	Tom Vander Aa
	Andrei Bartic	Geert Deconinck	Théodore	Hans
	Jurgen Becker	Dirk Desmet	Marescaux	Vandierendonck
	Pieter Op de	Natalie Dewulf	Bingfeng Mei	Geert Vanmeerbeeck
	Beeck	Susanna	José M. Mendías	Theodora A.

	Valeriu Beiu Bernd Bieker Alexis Birbas Andrea Bobbio Jan Bormans Oliver Botti Jehoshua Bruck Chris Caerts Flavio Cassinari Francky Catthoor Henk Corporaal Nathalie Cossement Luc De Coster	Donatelli Lieven Eeckhout Marc Engels Vincenzo Florio Vincenzo De Florio Manfred Glesner Bart Goeman Yajun Ha Stefaan Himpe Radovan Hipik Ching-Tien Ho Murali Jayapala A. Klein H. Kufner Gauthier Lafruit	Jean-Yves Mignolet Francisco Morán Sias Mostert Nam Pham Ngoc J. A. Peperstraete J. a. Peperstraete Jan Peperstraete Jean Peperstraete Jean A. Peperstraete Aggeliki Prayati Marc Proesmans Partrick Schaumont Patrick Schaumont	Varvarigou Eric Verhulst Diederik Verkest Serge Vernalde G. Viehöver Johan Vounckx R. Wagner Harald Willeke Chun Wong Peng Yang Chantal Ykman- Couvreur Hugo de Man
Théodore Marescaux:	Prabhat Avasare Andrei Bartic Paul Coene Stijn Decneut Dirk Desmet Filip Hendrickx Rudy Lauwereins Jean-Yves Mignolet Robert Pasko Patrick Schaumont	Diederik Verkest Serge Vernalde		
Diederik Verkest:	Prabhat Avasare Probhat Avasare Francisco Barat Andrei Bartic Alexis Birbas Jordi Carrabina Bordoll Erik Brockmeyer Francky Catthoor Luc J. M. Claesen Johan Cockx Paul Coene Henk Corporaal Nathalie Cossement Kris Croes Julio Leao Da Silva Jr. Gjalt De Jong Hugo De Man Stijn Decneut Geert Deconinck Dirk Desmet	Marc Engels Michiel Esvelt Gjalt de Jong Yajun Ha Filip Hendrickx Radovan Hipik Hugo de Man Murali Jayapala Ahmed Amine Jerraya Joachim Kunkel Andy Lambrechts Rudy Lauwereins Anthony Leroy Bill Lin Hugo De Man Paul Marchal Pierre Marchal Théodore Marescaux Théodore Marescaux Bingfeng Mei	Jean-Yves Mignolet Miguel Miranda Daniel Mozos Lode Nachtergaele Vincent Nollet Preeti Ranjan Panda Robert Pasko Freddy Potargent Aggeliki Prayati Javier Resano Frederic Robert Patrick Schaumont Frank Schirrmeister Adelina Shickova Julio L. da Silva Jr Paul Six Richard Stahl Guillermo Talavera Arnout Vandecappelle J. Vandenbergh	Tom Vander Aa Steven Vercauteren Frederik Vermeulen Serge Vernalde Norbert Wehn Chun Wong Sven Wuytack Peng Yang Chantal Ykman Chantal Ykman- Couvreur Sungjoo Yoo Julio L. da Silva Julio Leao da Silva Gjalt de Jong Hugo de Man Tycho van Meeuwen Allert van Zelst
Serge Vernalde:	Andrei Bartic Ivo Bolsens Francky Catthoor Kim Chansik Radim Cmar Kjell Cools Hugo De Man D. Devisch Marc Engels Yajun Ha	Radovan Hipik Hugo de Man Imec Rudy Lauwereins R. B. W. Lee K. U. Leuven Hugo De Man Théodore Marescaux Théodore	Jean-Yves Mignolet Daniel Mozos Vincent Nollet Freddy Potargent Javier Resano Luc Rijnders Partrick Schaumont Patrick Schaumont Koen Van Nieuwenhove	Diederik Verkest Oh Younguk

Marescaux
Bingfeng Mei

Geert
Vanmeerbeeck

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:



[Adobe Acrobat](#)



[QuickTime](#)



[Windows Media Player](#)



[Real Player](#)

THE GUIDE TO COMPUTING LITERATURE


[Feedback](#) [Report a problem](#) [Satisfaction](#)
[survey](#)

[Lecture Notes In Computer Science archive](#)

[Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications](#) [citation](#)
2002, September 02 - 04, 2002

Additional Information: [full citation](#)

Editors [Manfred Glesner](#)
[Peter Zipf](#)
[Michel Renovell](#)

Table of Contents

[The Age of Adaptive Computing Is Here](#)

Paul Master

Pages: 1 - 3

Additional Information: [full citation](#)

[Disruptive Trends by Data-Stream-Based Computing](#)

Reiner W. Hartenstein

Page: 4

Additional Information: [full citation](#), [citations](#)

[Multithreading for Logic-Centric Systems](#)

Gordon J. Brebner

Pages: 5 - 14

Additional Information: [full citation](#)

[Fast Prototyping with Co-operation of Simulation and Emulation](#)

Siavash Bayat Sarmadi, Seyed Ghassem Miremadi, Ghazanfar Asadi, Ali Reza Ejlali

Pages: 15 - 25

Additional Information: [full citation](#)

[How Fast Is Rapid FPGA-based Prototyping: Lessons and Challenges from the Digital TV Design Prototyping Project](#)

Helena Krupnova, Veronique Meurou, Christophe Barnichon, Carlos Serra, Farid Morsi

Pages: 26 - 35

Additional Information: [full citation](#)

[Implementing Asynchronous Circuits on LUT Based FPGAs](#)

Quoc Thai Ho, Jean-Baptiste Rigaud, Laurent Fesquet, Marc Renaudin, Robin Rolland

Pages: 36 - 46

Additional Information: [full citation](#), [citations](#)

[A Technique for FPGA Synthesis Driven by Automatic Source Code Analysis and Transformations](#)

Beniamino Di Martino, Nicola Mazzocca, Giacinto Paolo Saggese, Antonio G. M. Strollo

Pages: 47 - 58

Additional Information: [full citation](#)

[Flexible Routing Architecture Generation for Domain-Specific Reconfigurable Subsystems](#)

Katherine Compton, Akshay Sharma, Shawn Phillips, Scott Hauck

Pages: 59 - 68

Additional Information: [full citation](#), [citations](#)

[iPACE-V1: A Portable Adaptive Computing Engine for Real Time Applications](#)

Jawad Khan, Manish Handa, Ranga Vemuri

Pages: 69 - 78

Additional Information: [full citation](#)

Field-Programmable Custom Computing Machines - A Taxonomy -

Mihai Sima, Stamatis Vassiliadis, Sorin Cotofana, Jos T. J. van Eindhoven, Kees A. Vissers

Pages: 79 - 88

Additional Information: [full citation](#), [citations](#)

Embedded Reconfigurable Logic Core for DSP Applications

Katarzyna Lejten-Nowak, Jef L. van Meerbergen

Pages: 89 - 101

Additional Information: [full citation](#), [citations](#)

Efficient FPGA-based QPSK Demodulation Loops: Application to the DVB Standard

Francisco Cardells-Tormo, Javier Valls-Coquillat, Vicenc Almenar-Terre, Vicente Torres-Carot

Pages: 102 - 111

Additional Information: [full citation](#), [citations](#)

FPGA QAM Demodulator Design

Chris Dick, Fred Harris

Pages: 112 - 121

Additional Information: [full citation](#)

Analytical Framework for Switch Block Design

Guy G. Lemieux, David M. Lewis

Pages: 122 - 131

Additional Information: [full citation](#)

Modular, Fabric-Specific Synthesis for Programmable Architectures

Aneesh Koorapaty, Lawrence T. Pileggi

Pages: 132 - 141

Additional Information: [full citation](#)

On Optimum Designs of Universal Switch Blocks

Hongbing Fan, Jiping Liu, Yu-Liang Wu, Chak-Chung Cheung

Pages: 142 - 151

Additional Information: [full citation](#)

Improved Functional Simulation of Dynamically Reconfigurable Logic

Ian Robertson, James Irvine, Patrick Lysaght, David Robinson

Pages: 152 - 161

Additional Information: [full citation](#), [citations](#)

Run-Time Reconfiguration to Check Temperature in Custom Computers: An Application of JBits Technology

Sergio López-Buedo, Paula Riviere, Pablo Pernas, Eduardo I. Boemo

Pages: 162 - 170

Additional Information: [full citation](#), [citations](#)

Dynamic Reconfiguration in Mobile Systems

Gerard J. M. Smit, Paul J. M. Havinga, Lodewijk T. Smit, Paul M. Heysters, Michel A. J. Rosien

Pages: 171 - 181

Additional Information: [full citation](#), [citations](#)

Using PARBIT to Implement Partial Run-Time Reconfigurable Systems

Edson L. Horta, John W. Lockwood, Sérgio T. Kofuji

Pages: 182 - 191

Additional Information: [full citation](#), [citations](#)

Multiplier-less Realization of a Poly-phase Filter Using LUT-based FPGAs

Richard H. Turner, Roger Woods, Tim Courtney

Pages: 192 - 201

Additional Information: [full citation](#)

Speech Recognition on an FPGA Using Discrete and Continuous Hidden Markov Models

Stephen J. Melnikoff, Steven F. Quigley, Martin J. Russell

Pages: 202 - 211

Additional Information: [full citation](#)

FPGA Implementation of the Wavelet Packet Transform for High Speed Communications

Antony Jamin, Petri Mähönen

Pages: 212 - 221

Additional Information: [full citation](#)

A Method for Implementing Bit-Serial Finite Impulse Response Digital Filters in FPGAs Using JBits™

A. Carreira, T. W. Fox, L. E. Turner

Pages: 222 - 231

Additional Information: [full citation](#)

Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices

Valavan Manohararajah, Terry Borer, Stephen Dean Brown, Zvonko G. Vranesic

Pages: 232 - 241

Additional Information: [full citation](#)

Rapid and Reliable Routability Estimation for FPGAs

PariVallal Kannan, Shankar Balachandran, Dinesh Bhatia

Pages: 242 - 252

Additional Information: [full citation](#)

Integrated Iterative Approach to FPGA Placement

Martin Danek, Zdenek Muzikár

Pages: 253 - 262

Additional Information: [full citation](#)

TDR: A Distributed-Memory Parallel Routing Algorithm for FPGAs

Lucídio A. F. Cabral, Júlio S. Aude, Nelson Maculan

Pages: 263 - 270

Additional Information: [full citation](#)

High-Level Partitioning of Digital Systems Based on Dynamically Reconfigurable Devices

Rafal Kielbik, Juan Manuel Moreno, Andrzej Napieralski, Grzegorz Jablonski, Tomasz Szymanski

Pages: 271 - 280

Additional Information: [full citation](#)

High Speed Homology Search Using Run-Time Reconfiguration

Yoshiki Yamaguchi, Yosuke Miyajima, Tsutomu Maruyama, Akihiko Konagaya

Pages: 281 - 291

Additional Information: [full citation](#)

Partially Reconfigurable Cores for Xilinx Virtex

Matthias Dyer, Christian Plessl, Marco Platzner

Pages: 292 - 301

Additional Information: [full citation](#), [citations](#)

On-line Defragmentation for Run-Time Partially Reconfigurable FPGAs

Manuel G. Gericoita, Gustavo R. Alves, Miguel L. Silva, José M. M. Ferreira

Pages: 302 - 311

Additional Information: [full citation](#)

A Flexible Power Model for FPGAs

Kara K. W. Poon, Andy Yan, Steven J. E. Wilton

Pages: 312 - 321

Additional Information: [full citation](#), [citations](#)

A Clocking Technique with Power Savings in Virtex-Based Pipelined Designs

Oswaldo Cadenas, Graham M. Megson

Pages: 322 - 331

Additional Information: [full citation](#)

Energy Evaluation on a Reconfigurable, Multimedia-Oriented Wireless Sensor
Maurizio Martina, Guido Masera, Gianluca Piccinini, Fabrizio Vacca, Maurizio Zamboni
Pages: 332 - 339
Additional Information: [full citation](#)

A Tool for Activity Estimation in FPGAs
E. Todorovich, M. Gilabert, Gustavo Sutter, Sergio López-Buedo, Eduardo I. Boemo
Pages: 340 - 349
Additional Information: [full citation](#)

FSM Decomposition for Low Power in FPGA
Gustavo Sutter, Elias Todorovich, Sergio Lopez-Buedo, Eduardo I. Boemo
Pages: 350 - 359
Additional Information: [full citation](#)

Hybrid Routing for FPGAs by Integrating Boolean Satisfiability with Geometric Search
Gi-Joon Nam, Kareem A. Sakallah, Rob A. Rutenbar
Pages: 360 - 369
Additional Information: [full citation](#)

A Prolog-Based Hardware Development Environment
Khaled Benkrid, Danny Crookes, Abdsamad Benkrid, S. Belkacemi
Pages: 370 - 380
Additional Information: [full citation](#)

Fly - A Modifiable Hardware Compiler
C. H. Ho, Philip Heng Wai Leong, K. H. Tsoi, Ralf Ludewig, Peter Zipf, Alberto Garcia Ortiz, Manfred Glesner
Pages: 381 - 390
Additional Information: [full citation](#)

Challenges and Opportunities for FPGA Platforms
Ivo Bolsens
Pages: 391 - 392
Additional Information: [full citation](#), [citations](#)

Design and Implementation of FPGA Circuits for High Speed Network Monitors
Masayuki Kirimura, Yoshifumi Takamoto, Takanori Mori, Keiichi Yasumoto, Akio Nakata, Teruo Higashino
Pages: 393 - 403
Additional Information: [full citation](#)

Granidt: Towards Gigabit Rate Network Intrusion Detection Technology
Maya Gokhale, Dave Dubois, Andy Dubois, Mike Boorman, Steve Poole, Vic Hogsett
Pages: 404 - 413
Additional Information: [full citation](#), [citations](#)

Fast SiGe HBT BiCMOS FPGAs with New Architecture and Power Saving Techniques
Kuan Zhou, Channakeshav, Jong-Ru Guo, Chao You, Bryan S. Goda, Russell P. Kraft, John F. McDonald
Pages: 414 - 423
Additional Information: [full citation](#)

Field-Programmable Analog Arrays: A Floating-Gate Approach
Tyson S. Hall, Paul Hasler, David V. Anderson
Pages: 424 - 433
Additional Information: [full citation](#)

A Generalized Execution Model for Programming on Reconfigurable Architectures and an Architecture Supporting the Model
Kazuya Tanigawa, Tetsuo Hironaka, Akira Kojima, Noriyoshi Yoshida
Pages: 434 - 443
Additional Information: [full citation](#), [citations](#)

A Framework for Teaching (Re)Configurable Architectures in Student Projects
Thilo Pionteck, Peter Zipf, Lukusa Kabulepa, Manfred Glesner
Pages: 444 - 451

Additional Information: [full citation](#)

Specialized Hardware for Deep Network Packet Filtering

Young H. Cho, Shiva Navab, William H. Mangione-Smith

Pages: 452 - 461

Additional Information: [full citation](#), [citations](#)

Implementation of a Successive Erasure BCH(16, 7, 6) Decoder and Performance Simulation by Rapid Prototyping

Thomas Buerner

Pages: 462 - 471

Additional Information: [full citation](#)

U. Meyer-Baese, A. Lloris: Fast RNS FPL-based Communications Receiver Design and Implementation

Javier Ramírez, Antonio García

Pages: 472 - 481

Additional Information: [full citation](#)

UltraSONIC: A Reconfigurable Architecture for Video Image Processing

Simon D. Haynes, Henry G. Epsom, Richard J. Cooper, Paul L. McAlpine

Pages: 482 - 491

Additional Information: [full citation](#)

Implementing the Discrete Cosine Transform Using the Xilinx Virtex FPGA

Trevor W. Fox, Laurence E. Turner

Pages: 492 - 502

Additional Information: [full citation](#)

Implementation of the JPEG 2000 Standard on a Virtex 1000 FPGA

Alexander Staller, Peter Dillinger, Reinhard Männer

Pages: 503 - 512

Additional Information: [full citation](#)

Small Multiplier-Based Multiplication and Division Operators for Virtex-II Devices

Jean-Luc Beuchat, Arnaud Tisserand

Pages: 513 - 522

Additional Information: [full citation](#)

Automating Customisation of Floating-Point Designs

Altaf Abdul Gaffar, Wayne Luk, Peter Y. K. Cheung, Nabeel Shirazi, James Hwang

Pages: 523 - 533

Additional Information: [full citation](#), [citations](#)

Energy-Efficient Matrix Multiplication on FPGAs

Ju-wook Jang, Seonil Choi, Viktor K. Prasanna

Pages: 534 - 544

Additional Information: [full citation](#), [citations](#)

Run-Time Adaptive Flexible Instruction Processors

Shay Ping Seng, Wayne Luk, Peter Y. K. Cheung

Pages: 545 - 555

Additional Information: [full citation](#)

DARP - A Digital Audio Reconfigurable Processor

Jose T. de Sousa, Fernando M. Gonçalves, Nuno Barreiro, João Moura

Pages: 556 - 566

Additional Information: [full citation](#)

System-Level Modelling for Performance Estimation of Reconfigurable Coprocessors

Stephen Charwood, Jonathan Mangnall, Steven F. Quigley

Pages: 567 - 576

Additional Information: [full citation](#)

An FPGA Based SHA-256 Processor

Kurt K. Ting, Steve C. L. Yuen, K. H. Lee, Philip Heng Wai Leong

Pages: 577 - 585

Additional Information: [full citation](#), [citations](#)

Handling FPGA Faults and Configuration Sequencing Using a Hardware Extension

Peter Zipf, Manfred Glesner, Christine Bauer, Hans Wojtkowiak

Pages: 586 - 595

Additional Information: [full citation](#)

On the Set of Target Path Delay Faults in Sequential Subcircuits of LUT-based FPGAs

Andrzej Krasniewski

Pages: 596 - 606

Additional Information: [full citation](#)

Simulation-Based Analysis of SEU Effects on SRAM-based FPGAs

Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo Violante

Pages: 607 - 615

Additional Information: [full citation](#), [citations](#)

Exploiting Reconfigurability for Effective Testing of Delay Faults in Sequential Subcircuits of LUT-based FPGAs

Andrzej Krasniewski

Pages: 616 - 626

Additional Information: [full citation](#), [citations](#)

Logarithmic Number System and Floating-Point Arithmetics on FPGA

Rudolf Matousek, Milan Tichý, Zdenek Pohl, Jiri Kadlec, Chris Softley, Nick Coleman

Pages: 627 - 636

Additional Information: [full citation](#)

Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture

Eric Roesler, Brent E. Nelson

Pages: 637 - 646

Additional Information: [full citation](#), [citations](#)

Morphable Multipliers

Silviu M. S. A. Chiricescu, Michael A. Schuette, Robin Ginton, Herman Schmit

Pages: 647 - 656

Additional Information: [full citation](#)

A Library of Parameterized Floating-Point Modules and Their Use

Pavle Belanovic, Miriam Leeser

Pages: 657 - 666

Additional Information: [full citation](#), [citations](#)

Wordlength as an Architectural Parameter for Reconfigurable Computing Devices

Tony Stansfield

Pages: 667 - 676

Additional Information: [full citation](#), [citations](#)

An Enhanced POLIS Framework for Fast Exploration and Implementation of I/O Subsystems on CSoC Platforms

Massimo Baleani, Massimo Conti, Alberto Ferrari, Valerio Frasca, Alberto L. Sangiovanni-Vincentelli

Pages: 677 - 686

Additional Information: [full citation](#)

Introducing ReConfigME: An Operating System for Reconfigurable Computing

Grant B. Wigley, David A. Kearney, David Warren

Pages: 687 - 697

Additional Information: [full citation](#)

Efficient Metacomputation Using Self-Reconfiguration

Reetinder P. S. Sidhu, Viktor K. Prasanna

Pages: 698 - 709

Additional Information: [full citation](#)

An FPGA Co-processor for Real-Time Visual Tracking

Miguel Arias-Estrada, Eduardo Rodríguez-Palacios

Pages: 710 - 719

Additional Information: [full citation](#)

Implementation of 3-D Adaptive LUM Smoother in Reconfigurable Hardware

Viktor Fischer, Milos Drutarovský, Rastislav Lukac

Pages: 720 - 729

Additional Information: [full citation](#), [citations](#)

Custom Coprocessor Based Matrix Algorithms for Image and Signal Processing

Abbes Amira, Ahmed Bouridane, Peter Milligan, F. Bensaali

Pages: 730 - 739

Additional Information: [full citation](#)

Parallel FPGA Implementation of the Split and Merge Discrete Wavelet Transform

Nazeeh Aranki, Alex Moopenn, Raoul Tawel

Pages: 740 - 749

Additional Information: [full citation](#)

Fully Parameterizable Elliptic Curve Cryptography Processor over GF(2)

Tim Kerins, Emanuel Popovici, William P. Marnane, Patrick Fitzpatrick

Pages: 750 - 759

Additional Information: [full citation](#)

8 Gigabits per Second Implementation of the IDEA Cryptographic Algorithm

Antti Hämäläinen, Matti Tommiska, Jorma Skyttä

Pages: 760 - 769

Additional Information: [full citation](#), [citations](#)

Rijndael Cryptographic Engine on the UltraSONIC Reconfigurable Platform

Emmanuel A. Moreira, Paul L. McAlpine, Simon D. Haynes

Pages: 770 - 779

Additional Information: [full citation](#)

A Cryptanalytic Time-Memory Tradeoff: First FPGA Implementation

Jean-Jacques Quisquater, Francois-Xavier Standaert, Gael Rouvroy, Jean-Pierre David, Jean-Didier Legat

Pages: 780 - 789

Additional Information: [full citation](#)

Creating a World of Smart Re-configurable Devices

Rudy Lauwereins

Pages: 790 - 794

Additional Information: [full citation](#)

Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs

Théodore Marescaux, Andrei Bartic, Diederik Verkest, Serge Vernalde, Rudy Lauwereins

Pages: 795 - 805

Additional Information: [full citation](#), [citations](#)

Multitasking Hardware on the SLAAC1-V Reconfigurable Computing System

Wesley J. Landaker, Michael J. Wirthlin, Brad Hutchings

Pages: 806 - 815

Additional Information: [full citation](#)

The Case for Fine-Grained Re-configurable Architectures: An Analysis of Conceived Performance

Tuomas Valtanen, Jouni Isoaho, Hannu Tenhunen

Pages: 816 - 825

Additional Information: [full citation](#)

An FPGA Implementation of a Multi-comparand Multi-search Associative Processor

Zbigniew Kokosinski, Wojciech Sikora

Pages: 826 - 835

Additional Information: [full citation](#)



AES Implementation on FPGA: Time - Flexibility Tradeoff

Anna Labbé, Annie Pérez

Pages: 836 - 844

Additional Information: [full citation](#)

An FPGA Implementation of the Linear Cryptanalysis

François Koeune, Gael Rouvroy, Francois-Xavier Standaert, Jean-Jacques Quisquater, Jean-Pierre David, Jean-Didier Legat

Pages: 845 - 852

Additional Information: [full citation](#)

Compiling Application-Specific Hardware

Mihai Budiú, Seth Copen Goldstein

Pages: 853 - 863

Additional Information: [full citation](#), [citations](#)

XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture

João M. P. Cardoso, Markus Weinhardt

Pages: 864 - 874

Additional Information: [full citation](#), [citations](#)

Sea Cucumber: A Synthesizing Compiler for FPGAs

Justin L. Tripp, Preston A. Jackson, Brad Hutchings

Pages: 875 - 885

Additional Information: [full citation](#), [citations](#)

Practical Considerations in the Synthesis of High Performance Digital Filters for Implementation on FPGAs

Joan Carletta, M. D. Rayman

Pages: 886 - 896

Additional Information: [full citation](#)

Low Power High Speed Algebraic Integer Frequency Sampling Filters Using FPLDs

U. Meyer-Baese, Javier Ramírez, Antonio García

Pages: 897 - 904

Additional Information: [full citation](#)

High Performance Quadrature Digital Mixers for FPGAs

Francisco Cardells-Tormo, Javier Valls-Coquillat

Pages: 905 - 914

Additional Information: [full citation](#)

HAGAR: Efficient Multi-context Graph Processors

Oskar Mencer, Zhining Huang, Lorenz Huelsbergen

Pages: 915 - 924

Additional Information: [full citation](#)

Scalable Implementation of the Discrete Element Method on a Reconfigurable Computing Platform

Benjamin Carrión Schäfer, Steven F. Quigley, Andrew H. C. Chan

Pages: 925 - 934

Additional Information: [full citation](#)

On Computing Transitive-Closure Equivalence Sets Using a Hybrid GA-DP Approach

Kai-Pui Lam, Sui-Tung Mak

Pages: 935 - 944

Additional Information: [full citation](#)

REFLIX: A Processor Core for Reactive Embedded Applications

Zoran A. Salcic, Partha Roop, Morteza Biglari-Abhari, Abbas Bigdeli

Pages: 945 - 945

Additional Information: [full citation](#)

Factors Influencing the Performance of a CPU-RFU Hybrid Architecture

Girish Venkataramani, Suraj Sudhir, Mihai Budiú, Seth Copen Goldstein

Pages: 955 - 965

Additional Information: [full citation](#)

Implementing Converters in FPLD

Alfredo Sanz, José I. García-Nicolás, Isidoro Urriza

Pages: 966 - 975

Additional Information: [full citation](#)

A Quantitative Understanding of the Performance of Reconfigurable Coprocessors

Domingo Benítez

Pages: 976 - 986

Additional Information: [full citation](#)

Integration of Reconfigurable Hardware into System-Level Design

Klaus Buchenrieder, Ulrich Nageldinger, Andreas Pyttel, Alexander Sedlmeier

Pages: 987 - 996

Additional Information: [full citation](#)

A Retargetable Macro Generation Method for the Evaluation of Repetitive Configurable Architectures

Frank Wolz, Reiner Kolla

Pages: 997 - 1006

Additional Information: [full citation](#)

The Integration of SystemC and Hardware-Assisted Verification

Ramaswamy Ramaswamy, Russell Tessier

Pages: 1007 - 1016

Additional Information: [full citation](#)

Using Design Hierarchy to Improve Quality of Results in FPGAs

Alireza Kaviani

Pages: 1017 - 1026

Additional Information: [full citation](#)

Architecture Design of a Reconfigurable Multiplier for Flexible Coarse-Grain Implementations

G. Koutroumpetzis, K. Tatas, Dimitrios Soudris, S. Blionas, Kostas Masselos, Adonios Thanailakis

Pages: 1027 - 1036

Additional Information: [full citation](#)

A General Hardware Design Model for Multicontext FPGAs

Naoto Kaneko, Hideharu Amano

Pages: 1037 - 1047

Additional Information: [full citation](#)

Dynamically Reconfigurable Hardware - A New Perspective for Neural Network Implementations

Mario Pormann, Ulf Witkowski, Heiko Kalte, Ulrich Rückert

Pages: 1048 - 1057

Additional Information: [full citation](#)

A Compilation Framework for a Dynamically Reconfigurable Architecture

Raphaël David, Daniel Chillet, Sébastien Pillement, Olivier Sentieys

Pages: 1058 - 1067

Additional Information: [full citation](#)

Data Dependent Circuit for Subgraph Isomorphism Problem

Shuichi Ichikawa, Shoji Yamamoto

Pages: 1068 - 1071

Additional Information: [full citation](#)

Exploration of Design Space in ECDSA

Jan Schmidt, Martin Novotný, Martin Jäger, Milos Becvár, Michal Jáchim

Pages: 1072 - 1075

Additional Information: [full citation](#)

2D and 3D Computer Graphics Algorithms under MORPHOSYS

Issam Damaj, Sohaib Majzoub, Hassan Diab

Pages: 1076 - 1079

Additional Information: [full citation](#)

A HIPERLAN/2 - IEEE 802.11a Reconfigurable System-on-Chip

S. Blionas, Kostas Masselos, C. Dre, C. Drosos, F. Z. Ieromnimon, T. Pagonis, A. Pnematikakis, A. Tatsaki, T. Trimis, A. Vontzalidis, D. Metafas

Pages: 1080 - 1083

Additional Information: [full citation](#)

SoftTOTEM: An FPGA Implementation of the TOTEM Parallel Processor

Stephanie McBader, Luca Clementel, Alvis Sartori, Andrea Boni, Peter Lee

Pages: 1084 - 1087

Additional Information: [full citation](#)

Real-Time Medical Diagnosis on a Multiple FPGA-based System

Takashi Yokota, Masamichi Nagafuchi, Yoshito Mekada, Tsutomu Yoshinaga, Kanemitsu Ootsu, Takanobu Baba

Pages: 1088 - 1091

Additional Information: [full citation](#)

Threshold Element-Based Symmetric Function Generators and Their Functional Extension

Kazuo Aoyama, Hiroshi Sawada

Pages: 1092 - 1096

Additional Information: [full citation](#)

Hardware Implementation of a Multiuser Detection Scheme Based on Recurrent Neural Networks

Wolfgang Schlecker, Achim Engelhart, Werner G. Teich, Hans-Jörg Pfeleiderer

Pages: 1097 - 1100

Additional Information: [full citation](#)

Building Custom FIR Filters Using System Generator

James Hwang, Jonathan Ballagh

Pages: 1101 - 1104

Additional Information: [full citation](#)

SoC Based Low Cost Design of Digital Audio Broadcasting Transport Network Applications

Klaus Feske, Georg Heinrich, Berndt Fritzsche, Mark Langer

Pages: 1105 - 1109

Additional Information: [full citation](#)

Dynamic Constant Coefficient Convolvers Implemented in FPGAs

Ernest Jamro, Kazimierz Wiatr

Pages: 1110 - 1113

Additional Information: [full citation](#)

VIZARD II: An FPGA-based Interactive Volume Rendering System

Urs Kanus, Gregor Wetekam, Johannes Hirche, Michael Meißner

Pages: 1114 - 1117

Additional Information: [full citation](#)

RHINET/NI: A Reconfigurable Network Interface for Cluster Computing

Naoyuki Izu, Tomonori Yokoyama, Junichiro Tsuchiya, Konosuke Watanabe, Hideharu Amano

Pages: 1118 - 1121

Additional Information: [full citation](#)

General Purpose Prototyping Platform for Data-Processor Research and Development

Filip Miletic, Rene van Leuken, Alexander de Graaf

Pages: 1122 - 1125

Additional Information: [full citation](#)

High Speed Computation of Three Dimensional Cellular Automata with FPGA

Tomoyoshi Kobori, Tsutomu Maruyama

Pages: 1126 - 1130

Additional Information: [full citation](#)

SOPC-based Embedded Smart Strain Gage Sensor

Sylvain Poussier, Hassan Rabah, Serge Weber

Pages: 1131 - 1134

Additional Information: [full citation](#)

Adding Hardware Support to the HotSpot Virtual Machine for Domain Specific Applications

Yajun Ha, Radovan Hipik, Serge Vernalde, Diederik Verkest, Marc Engels, Rudy Lauwereins, Hugo De Man

Pages: 1135 - 1138

Additional Information: [full citation](#), [citations](#)

An FPGA-based Node Controller for a High Capacity WDM Optical Packet Network

Roberto Gaudino, Vito De Feo, M. Chiaberge, Claudio Sansoè

Pages: 1139 - 1143

Additional Information: [full citation](#)

FPGA and Mixed FPGA-DSP Implementations of Electrical Drive Algorithms

F. Calmon, M. Fathallah, P. J. Viverge, C. Gontrand, Jordi Carrabina, P. Foussier

Pages: 1144 - 1147

Additional Information: [full citation](#)

Image Registration of Real-Time Broadcast Video Using the UltraSONIC Reconfigurable Computer

Wim J. C. Melis, Peter Y. K. Cheung, Wayne Luk

Pages: 1148 - 1151

Additional Information: [full citation](#)

A Novel Watermarking Technique for LUT Based FPGA Designs

Dylan Carline, Paul Coulton

Pages: 1152 - 1155

Additional Information: [full citation](#)

Implementing CSAT Local Search on FPGAs

Martin Henz, Edgar Tan, Roland H. C. Yap

Pages: 1156 - 1159

Additional Information: [full citation](#)

A Reconfigurable Processor Architecture

Adronis Niyonkuru, Göran Eggers, Hans Christoph Zeidler

Pages: 1160 - 1163

Additional Information: [full citation](#)

A Reconfigurable System-on-Chip-Based Fast EDM Process Monitor

Sebastian Friebe, Steffen Köhler, Rainer G. Spallek, Henrik Juhr, Klaus Künanz

Pages: 1164 - 1167

Additional Information: [full citation](#)

Gene Matching Using JBits

Steven A. Guccione, Eric Keller

Pages: 1168 - 1171

Additional Information: [full citation](#)

Massively Parallel/Reconfigurable Emulation Model for the D-algorithm

Daniel G. Saab, Fatih Kocan, Jacob A. Abraham

Pages: 1172 - 1176

Additional Information: [full citation](#)

A Placement/Routing Approach for FPGA Accelerators

Akira Miyashita, Toshihito Fujiwara, Tsutomu Maruyama

Pages: 1177 - 1182

Additional Information: [full citation](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)